- 5 resultaten
laagste prijs: € 105,90, hoogste prijs: € 218,48, gemiddelde prijs: € 150,50
1
Minimizing and Exploiting Leakage in VLSI Design / Nikhil Jayakumar (u. a.) / Buch / XXVII / Englisch / 2009 / Springer US / EAN 9781441909497 - Jayakumar, Nikhil
bestellen
bij booklooker.de
€ 144,74
bestellen
Details en verzending
Gesponsorde link
Jayakumar, Nikhil:

Minimizing and Exploiting Leakage in VLSI Design / Nikhil Jayakumar (u. a.) / Buch / XXVII / Englisch / 2009 / Springer US / EAN 9781441909497 - gebonden uitgave, pocketboek

2009, ISBN: 9781441909497

[ED: Gebunden], [PU: Springer US], Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupl… Meer...

Verzendingskosten:Zzgl. Versandkosten., exclusief verzendingskosten Buchbär
dichtslaan (X)
2
Minimizing and Exploiting Leakage in VLSI Design / Nikhil Jayakumar (u. a.) / Buch / XXVII / Englisch / 2009 / Springer US / EAN 9781441909497 - Jayakumar, Nikhil
bestellen
bij booklooker.de
€ 105,90
verzending: € 0,001
bestellen
Details aangeboden
Gesponsorde link

Jayakumar, Nikhil:

Minimizing and Exploiting Leakage in VLSI Design / Nikhil Jayakumar (u. a.) / Buch / XXVII / Englisch / 2009 / Springer US / EAN 9781441909497 - gebonden uitgave, pocketboek

2009, ISBN: 9781441909497

[ED: Gebunden], [PU: Springer US], Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupl… Meer...

Verzendingskosten:Versandkostenfrei, Versand nach Deutschland. (EUR 0.00) MEOVERSA
dichtslaan (X)
3
Minimizing and Exploiting Leakage in VLSI Design - Jayakumar, Nikhil; Paul, Suganth; Garg, Rajesh
bestellen
bij Achtung-Buecher.de
€ 218,48
verzending: € 0,001
bestellen
Details aangeboden
Gesponsorde link
Jayakumar, Nikhil; Paul, Suganth; Garg, Rajesh:
Minimizing and Exploiting Leakage in VLSI Design - gebonden uitgave, pocketboek

2009

ISBN: 1441909494

2010 Gebundene Ausgabe Technology & Industrial Arts, COMPUTERS / CAD-CAM, COMPUTERS / Logic Design, TECHNOLOGY & ENGINEERING / Electronics / Circuits / General, Schaltkreise und Kompone… Meer...

Verzendingskosten:Versandkostenfrei innerhalb der BRD. (EUR 0.00) MARZIES.de Buch- und Medienhandel, 14621 Schönwalde-Glien
dichtslaan (X)
4
Minimizing and Exploiting Leakage in VLSI Design - Nikhil Jayakumar/ Suganth Paul/ Rajesh Garg
bestellen
bij Hugendubel.de
€ 160,49
verzending: € 0,001
bestellen
Details aangeboden
Gesponsorde link
Nikhil Jayakumar/ Suganth Paul/ Rajesh Garg:
Minimizing and Exploiting Leakage in VLSI Design - pocketboek

2010, ISBN: 9781441909497

*Minimizing and Exploiting Leakage in VLSI Design* - 2010 edition / gebundene Ausgabe für 160.49 € / Aus dem Bereich: Bücher, Wissenschaft, Technik Medien > Bücher nein Buch (gebunden) Ha… Meer...

Verzendingskosten:Shipping in 7 days, , Versandkostenfrei nach Hause oder Express-Lieferung in Ihre Buchhandlung., DE. (EUR 0.00)
dichtslaan (X)
5
bestellen
bij alibris.co.uk
€ 122,88
bestellen
Details en verzending
Gesponsorde link
Jayakumar, Nikhil, and Paul, Suganth, and Garg, Rajesh:
Minimizing and Exploiting Leakage in VLSI Design - gebonden uitgave, pocketboek

2009, ISBN: 9781441909497

Hard cover, 100% Money Back Guarantee. Brand New, Perfect Condition. We offer expedited shipping to all US locations. Over 3, 000, 000 happy customers., Fine., Sewn binding. Cloth over bo… Meer...

Verzendingskosten:exclusief verzendingskosten Columbia, MD, GreatBookPrices-
dichtslaan (X)
1Aangezien sommige platformen geen verzendingsvoorwaarden meedelen en deze kunnen afhangen van het land van levering, de aankoopprijs, het gewicht en de grootte van het artikel, een eventueel lidmaatschap van het platform, een rechtstreekse levering door het platform of via een derde aanbieder (Marktplaats), enz., is het mogelijk dat de door euro-boek.nl meegedeelde verzendingskosten niet overeenstemmen met deze van het aanbiedende platform.

Bibliografische gegevens van het best passende boek

Bijzonderheden over het boek
Minimizing and Exploiting Leakage in VLSI Design
auteur:
Titel:
ISBN:

9781441909497


Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally, dynamic (switching) power has dominated the total power consumption of an IC. However, due to current scaling trends, leakage power has now become a major component of the total power consumption in VLSI circuits. Leakage power reduction is especially important in portable/hand-held electronics such as cell-phones and PDAs. This book presents two techniques aimed at reducing leakage power in digital VLSI ICs. The first technique reduces leakage through the selective use of high threshold voltage sleep transistors. The second technique reduces leakage by applying the optimal Reverse Body Bias (RBB) voltage. This book also shows readers how to turn the leakage problem into an opportunity, through the use of sub-threshold logic.

Gedetalleerde informatie over het boek. - Minimizing and Exploiting Leakage in VLSI Design


EAN (ISBN-13): 9781441909497
ISBN (ISBN-10): 1441909494
Gebonden uitgave
pocket book
Verschijningsjaar: 2010
Uitgever: Springer Nature Singapore
214 Bladzijden
Gewicht: 0,510 kg
Taal: eng/Englisch

Boek bevindt zich in het datenbestand sinds 2007-12-17T05:54:55+01:00 (Amsterdam)
Detailpagina laatst gewijzigd op 2024-04-19T02:28:16+02:00 (Amsterdam)
ISBN/EAN: 9781441909497

ISBN - alternatieve schrijfwijzen:
1-4419-0949-4, 978-1-4419-0949-7
alternatieve schrijfwijzen en verwante zoekwoorden:
Auteur van het boek: anu garg, sunil, gula, gulat
Titel van het boek: vlsi, mini design

Gegevens van de uitgever

Auteur: Nikhil Jayakumar; Suganth Paul; Rajesh Garg
Titel: Minimizing and Exploiting Leakage in VLSI Design
Uitgeverij: Springer; Springer US
214 Bladzijden
Verschijningsjaar: 2009-12-03
New York; NY; US
Gedrukt / Gemaakt in
Taal: Engels
160,49 € (DE)
164,99 € (AT)
177,00 CHF (CH)
POD
XXVII, 214 p.

BB; Hardcover, Softcover / Technik/Elektronik, Elektrotechnik, Nachrichtentechnik; Schaltkreise und Komponenten (Bauteile); Verstehen; ASIC; EDA; Electronic Design Automation; Leakage; Low Power Design; Sub-threshold logic; Transistor; VLSI; VLSI Design; integrated circuit; Electronic Circuits and Systems; Computer-Aided Engineering (CAD, CAE) and Design; Computer-Aided Design (CAD); BC

Minimizing and Exploiting Leakage in VLSI Design Nikhil Jayakumar, Suganth Paul, Rajesh Garg, Kanupriya Gulati and Sunil P. Khatri Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally, dynamic (switching) power has dominated the total power consumption of an IC. However, due to current scaling trends, leakage power has now become a major component of the total power consumption in VLSI circuits. Leakage power reduction is especially important in portable/hand-held electronics such as cell-phones and PDAs. This book presents techniques aimed at reducing and exploiting leakage power in digital VLSI ICs. The first part of this book presents several approaches to reduce leakage in a circuit. The second part of this book shows readers how to turn the leakage problem into an opportunity, through the use of sub-threshold logic, with adaptive body bias to make the designs robust to variations. The third part of this book presents design and implementation details of a sub-threshold IC, using the ideas presented in the second part of this book. Provides a variety of approaches to control and exploit leakage, including implicit approaches to find the leakage of all input vectors in a design, techniques to find the minimum leakage vector of a design (with and without circuit modification), ASIC approaches to drastically reduce leakage, and methods to find the optimal reverse bias voltage to maximally reduce leakage. Presents a variation-tolerant, practical design methodology to implement sub-threshold logic using closed-loop adaptive body bias (ABB) and Network of PLA (NPLA) based design. In addition, asynchronous micropipelining techniques are presented, to substantially reclaim the speed penalty of sub-threshold design. Validates the proposed ABB and NPLA sub-threshold design approach by implementing a BFSK transmitter design in the proposed design style. Test results from the fabricated IC are provided as well, indicating that a power improvement of 20X can be obtained for a 0.25um process (projected power improvements are 100X to 500X for 65nm processes).
Provides a variety of approaches to control and exploit leakage Examines the issues with implementing sub-threshold logic and describes techniques to tackle these issues Presents a new, practical self-compensated, closed loop approach to controlling leakage, via sub-threshold circuits, which yields upwards of 20X power savings
< naar Archief...