CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test - nieuw boek
2010, ISBN: 9789048178551
Kartoniert, 212 Seiten, 235mm x 155mm x 12mm, Sprache(n): eng Gives a process-aware perspective on SRAM circuit design and test Provides detailed coverage of SRAM cell stability, stabilit… Meer...
buchfreund.de MARZIES Buch- und Medienhandel, 14621 Schönwalde-Glien Verzendingskosten:Geen versendingskosten in Duitsland. (EUR 0.00) Details... |
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies / Process-Aware SRAM Design and Test / Manoj Sachdev (u. a.) / Taschenbuch / Frontiers in Electronic Testing / Paperback / xvi - pocketboek
2010, ISBN: 9789048178551
gebonden uitgave
[ED: Taschenbuch], [PU: Springer Netherland], CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies covers a broad range of topics related to SRAM design and test. From… Meer...
booklooker.de |
2008, ISBN: 9789048178551
*CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies* - Process-Aware SRAM Design and Test. Softcover reprint of hardcover 1st ed. 2008 / Taschenbuch für 160.49 € / A… Meer...
Hugendubel.de Verzendingskosten:Shipping in 3 days, , Versandkostenfrei nach Hause oder Express-Lieferung in Ihre Buchhandlung., plus verzendkosten. (EUR 7.50) Details... |
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test - pocketboek
2010, ISBN: 904817855X
gebonden uitgave
Softcover reprint of hardcover 1st ed. 2008 Kartoniert / Broschiert Computerhardware, DOM; RAM; Transistor; integrated circuit; static-induction transistor, mit Schutzumschlag 11, [PU:S… Meer...
Achtung-Buecher.de MARZIES.de Buch- und Medienhandel, 14621 Schönwalde-Glien Verzendingskosten:Versandkostenfrei innerhalb der BRD. (EUR 0.00) Details... |
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test - pocketboek
2010, ISBN: 904817855X
gebonden uitgave
Softcover reprint of hardcover 1st ed. 2008 Kartoniert / Broschiert Computerhardware, Transistor; integrated circuit; static-induction transistor; DOM; RAM, mit Schutzumschlag 11, [PU:S… Meer...
Achtung-Buecher.de MARZIES.de Buch- und Medienhandel, 14621 Schönwalde-Glien Verzendingskosten:Versandkostenfrei innerhalb der BRD. (EUR 0.00) Details... |
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test - nieuw boek
2010, ISBN: 9789048178551
Kartoniert, 212 Seiten, 235mm x 155mm x 12mm, Sprache(n): eng Gives a process-aware perspective on SRAM circuit design and test Provides detailed coverage of SRAM cell stability, stabilit… Meer...
Sachdev, Manoj:
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies / Process-Aware SRAM Design and Test / Manoj Sachdev (u. a.) / Taschenbuch / Frontiers in Electronic Testing / Paperback / xvi - pocketboek2010, ISBN: 9789048178551
gebonden uitgave
[ED: Taschenbuch], [PU: Springer Netherland], CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies covers a broad range of topics related to SRAM design and test. From… Meer...
2008
ISBN: 9789048178551
*CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies* - Process-Aware SRAM Design and Test. Softcover reprint of hardcover 1st ed. 2008 / Taschenbuch für 160.49 € / A… Meer...
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test - pocketboek
2010, ISBN: 904817855X
gebonden uitgave
Softcover reprint of hardcover 1st ed. 2008 Kartoniert / Broschiert Computerhardware, DOM; RAM; Transistor; integrated circuit; static-induction transistor, mit Schutzumschlag 11, [PU:S… Meer...
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test - pocketboek
2010, ISBN: 904817855X
gebonden uitgave
Softcover reprint of hardcover 1st ed. 2008 Kartoniert / Broschiert Computerhardware, Transistor; integrated circuit; static-induction transistor; DOM; RAM, mit Schutzumschlag 11, [PU:S… Meer...
Bibliografische gegevens van het best passende boek
auteur: | |
Titel: | |
ISBN: |
Gedetalleerde informatie over het boek. - CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies
EAN (ISBN-13): 9789048178551
ISBN (ISBN-10): 904817855X
Gebonden uitgave
pocket book
Verschijningsjaar: 2010
Uitgever: Springer Netherlands
212 Bladzijden
Gewicht: 0,328 kg
Taal: eng/Englisch
Boek bevindt zich in het datenbestand sinds 2011-05-06T21:52:55+02:00 (Amsterdam)
Boek voor het laatst gevonden op 2024-04-15T13:00:01+02:00 (Amsterdam)
ISBN/EAN: 9789048178551
ISBN - alternatieve schrijfwijzen:
90-481-7855-X, 978-90-481-7855-1
alternatieve schrijfwijzen en verwante zoekwoorden:
Auteur van het boek: pavlov
Titel van het boek: cmos design, nano, cmos technologie, best test design, around the circuit, sram, process design, cmos taschenbuch
Gegevens van de uitgever
Auteur: Andrei Pavlov; Manoj Sachdev
Titel: Frontiers in Electronic Testing; CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies - Process-Aware SRAM Design and Test
Uitgeverij: Springer; Springer Netherland
194 Bladzijden
Verschijningsjaar: 2010-10-28
Dordrecht; NL
Gedrukt / Gemaakt in
Taal: Engels
171,19 € (DE)
175,99 € (AT)
189,00 CHF (CH)
POD
XVI, 194 p.
BC; Hardcover, Softcover / Technik/Elektronik, Elektrotechnik, Nachrichtentechnik; Schaltkreise und Komponenten (Bauteile); Verstehen; CMOS; DOM; RAM; SRAM; Transistor; integrated circuit; static-induction transistor; Electronic Circuits and Systems; Computer Memory Structure; Computerhardware; BB
and Motivation.- SRAM Circuit Design and Operation.- SRAM Cell Stability: Definition, Modeling and Testing.- Traditional SRAM Fault Models and Test Practices.- Techniques for Detection of SRAM Cells with Stability Faults.- Soft Errors in SRAMs: Sources, Mechanisms and Mitigation Techniques.Gives a process-aware perspective on SRAM circuit design and test Provides detailed coverage of SRAM cell stability, stability sensitivity and analytical evaluation of Static Noise Margin Introduces the concept of stability fault modelling Provides an Overview of specialized Design for Testability techniques for SRAM stability test Addresses soft-error considerations of SRAM design
Andere boeken die eventueel grote overeenkomsten met dit boek kunnen hebben:
Laatste soortgelijke boek:
9788132202325 CMOS SRAM: CIRCUIT DESIGN AND PARAMETRIC TEST IN NANO-SCALED TECHNOLOGIES (PROCESS-AWARE SRAM DESIGN AND TEST) (Pavlov Andrei Et.Al)
- 9788132202325 CMOS SRAM: CIRCUIT DESIGN AND PARAMETRIC TEST IN NANO-SCALED TECHNOLOGIES (PROCESS-AWARE SRAM DESIGN AND TEST) (Pavlov Andrei Et.Al)
- 9781402083631 CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies (Andrei Pavlov/ Manoj Sachdev)
- 9781402083624 CMOS Sram Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware Sram Design and Test (Andrei Pavlov/ Manoj Sachdev)
< naar Archief...